Abstract-We study the problem of finding necessary and sufficient conditions for regular implementability by partial interconnection for nD system behaviors. In [3] such conditions were obtained in the context of 1D systems. In the present paper we show that the conditions obtained in [3] are no longer valid in general in the nD context. We also show that under additional assumptions, the conditions still remain relevant. We also reinvestigate the conditions for regular implementability by partial interconnection in terms of the canonical controller that were obtained in [11] . Using the geometry of the underlying modules we generalize a result on regular implementability from the 1D to the nD case. Also, we study how, in the 1D context, the conditions from [3] and [11] are connected. Finally, we pose some open problems.
I. INTRODUCTION
A fundamental question in control is to characterize, for a given plant to be controlled, the achievable limits of performance. In the behavioral approach to control this problem has been formalized as the problem of characterizing all behaviors that are implementable with respect to the given plant behavior. Originally the problem was mainly studied for 1D systems, see for example [17] , [3] , [1] and [8] , but also generalizations to more general classes of system behaviors, including nD systems, have been investigated, see [13] , [12] and [5] , [18] .
We will review the concept of implementability. Suppose we have a system behavior with two types of variables, the variable to be controlled w and the variable c through which the system can be interconnected to a controller behavior. This system behavior is called the full plant behavior, where full refers to the fact that we consider both types of variables w and c in specifying the behavior. To interconnect the full plant to a controller means requiring that the c trajectories in the full plant behavior are also elements of the controller behavior. The space of w trajectories in the interconnection of full plant and controller is called the manifest controlled behavior. A given ('desired') behavior is called implementable by partial interconnection (through c) if it can be obtained as manifest controlled behavior. A given behavior is called regularly implementable if it can be obtained as manifest controlled behavior using a controller behavior that does not impose restrictions on the control variables that were already present in the full plant behavior.
Given a 1D full plant behavior, in [17] for the first time a characterization was given of all implementable behaviors. Later, in [13] , this result was generalized to more general system classes, including nD system behaviors. A H.L. Trentelman and D. Napp Avelli are with the Mathematics Institute, University of Groningen P.O. Box 800, 9700 AV Groningen, The Netherlands, Phone:+31-50-3633998, Fax:+31-50-3633800 characterization of all regularly implementable behaviors, in the 1D context, was established for the first time in [3] , see also [1] and [16] . At approximately the same time, in the nD context, in [12] and also in [18] necessary and sufficient conditions were given for regular implementability by full interconnection, the special case that the c variable and the w variable coincide. More recently, in [11] regular implementability by partial interconnection was investigated also in the nD context. In the present paper, our aim is to reinvestigate the problem of regular implementability by partial interconnection for nD behaviors. We will also pose some open problems on regular implementability using controllers with an a priori given input-ouput partition.
In this paper we denote the polynomial ring R[ξ 1 , ξ 2 , . . . , ξ n ] of polynomials with real coefficients, in n indeterminates by D. By A q we denote the space C ∞ (R n , R q ) of all infinitely often differentiable functions from R n to R q . The results in this paper remain valid also for
II. IMPLEMENTABILITY
In this section we review some concepts of nD behavioral systems. For a nice overview we refer to, for example, [7] , [12] or [18] .
In the behavioral approach to nD systems, a behavior is a subset of the space W T consisting of all trajectories from T, the indexing set, to W, the signal space. Here, we consider systems with T = R n and W = R q . We call B a linear differential nD behavior or simply: linear nD behavior if it is the solution set of a system of linear, constant-coefficient partial differential equations, more precisely, if B is the subset of A q consisting of all solutions to
where R is a polynomial matrix in n indeterminates ξ i , i = 1, . . . , n, and It was shown in [6] that there is a one-to-one correspondence between linear differential nD behaviors and submodules of D q . This one-to-one correspondence is valid for the choices 
Conversely, for any submodule M of D q we have that
is a linear differential nD behavior. With this bijection, we
. Again, these statements hold for our choice of signal space A q , but are not true in general, see e.g. [14] . If B = ker(R) then M(B) is the submodule of D q of all D-linear combinations of the rows of R. This submodule is denoted by < R >.
Given a D-module M, an element m ∈ M is called a torsion element if there exists 0 = d ∈ D such that dm = 0. The set of torsion elements is a submodule of M. If this submodule is the 0-module, then M is called torsion-free.
A behavior B is called regular if the module M(B) is free, equivalently if there exists a polynomial matrix R of full row rank such that B = ker(R). In contrast with the case n = 1, for n ≥ 2 not all behaviors are regular.
We now define the notion of free and maximally free variables (see [12] ). The notion of free variable should not be confused with that of free module.
Let B ⊆ A q1 ⊕ A q2 , with manifest variable (w 1 , w 2 ). We will call w 2 free in B if for any choice of w 2 ∈ A q2 there exists w 1 ∈ A q1 such that (w 1 , w 2 ) ∈ B. We call w 2 maximally free if it is free, and we can not enlarge this set with components from w 1 and still continue to have freeness for this enlarged set of variables. If in the partitioning (w 1 , w 2 ), w 1 is maximally free, then we call it an input-output partitioning, and we call w 2 input and w 1 output.
It turns out that in general a behavior B has many maximally free sets of variables. However, the number of components of every maximally free set of variables is the same, and is equal to m(B), called the input cardinality of B. We call a behavior B autonomous if m(B) = 0. For a given behavior B ⊆ A q , the number of remaining components q − m(B) is called the output cardinality of B and is denoted by p(B). It is well known that for any R such that B = ker(R) we have p(B) = rank(R).
A q and c in R k , to be interpreted as a plant to be controlled. Let C ⊆ A k be an nD behavior with system variable c, called a controller. The interconnection of P full and C through c is defined as the nD behavior K full (C) := P full ∩ (A q ⊕ C), called the full controlled behavior. The projection pr 1 (K full (C)) onto A q is called the manifest controlled behavior. In terms of the associated modules, the module of P full is a submodule M of D q ⊕ D k and the module of C is a submodule C of D k . The module of the full controlled behavior is equal to M + C, while the module of the manifest controlled behavior equals (M + C) ∩ D q . The interconnection of P full and C through c is called regular if their modules intersect trivially, i.e. M ∩ C = 0. This can be interpreted as saying that, in a regular interconnection, the controller does not reimpose conditions that were already present in the plant.
Let K ⊆ A q be a linear nD behavior, to be interpreted
is the module of P full , N the module of K, and C the module of C, then C implements K by partial interconnection if and only if
If, in addition, the interconnection is regular, equivalently M∩C = 0, then we say that C regularly implements K.
We call K ⊆ A q implementable by partial interconnection if there exists C ⊆ A k that implements K. K is called regularly implementable by partial interconnection if there exists C that regularly implements K.
In addition to partial interconnection, we look at full interconnection. If in P full w coincides with c, so if interconnection takes place through the to be controlled variable, then we speak about full interconnection. In that case it is more natural to consider the plant as a behavior P with one variable w through which also the interconnection takes place. The (full) interconnection with a controller C is then defined as the intersection P ∩ C. The interconnection is regular if
A given K ⊆ A q is implementable by full interconnection if there exists C ⊆ A q such that P ∩ C = K, and regularly implementable by full interconnection if this condition holds for some C while the interconnection is regular. In terms of the corresponding modules, K is implementable if and only if there exists a submodule C ⊆ D q such that M(P) + C =
M(K). K is regularly implementable if and only if there exists a submodule
In the remarkable paper [18] , theorem 3.2, this condition was shown to be equivalent to the solvability of a linear polynomial matrix equation (see also [2] ).
Necessary and sufficient conditions for implementability by partial interconnection for a given K ⊆ A q for the case n = 1 were given in [17] . In [13] it was shown that these conditions are also necessary and sufficient for more general classes of linear systems, including nD systems. To make this paper self-contained, we review these conditions here. For a given linear nD full plant behavior P full ⊆ A q ⊕A k we call pr 1 (P full ) the manifest plant behavior. The intersection P full ∩ A q is called the hidden behavior. An important role is played by the so-called canonical controller (see [13] ). For a given
The following holds:
q is implementable by partial interconnection if and only if P full ∩ A q ⊆ K ⊆ pr 1 (P full ). Proof : (⇐) We first prove that
The inclusion '⊆' is immediate. To prove '⊇', let (w, c) be an element of the right hand side of (2). Then (w, c) ∈ P full and (0, c) ∈ C can (K). By definition of the canonical controller, there exists w such that (w , c) ∈ P full ∩(K⊕A k ). Thus (w, c) = (w − w , 0) + (w , c), which yields (w − w , 0) ∈ P full ∩ A q . Now use that the hidden behavior is contained in K to deduce that (w − w , 0) ∈ K ⊕ A k . We conclude that (w, c) ∈ K⊕A k , so an element of the left hand side of (2). Finally, using the inclusion K ⊆ pr 1 (P full ), it is easily checked that pr 1 (P full ∩ (K ⊕ A k )) = K. In view of (2) this implies that the canonical controller implements K. (⇒). Let C be such that pr 1 
q is the module of pr 1 (P full ). The module of the hidden behavior is equal to pr 1 (M), where pr 1 is the projection of
. We now turn to conditions for regular implementability by partial interconnection. For the 1D case, in [3] the following proposition was proven:
Proposition 2: : Let P full ⊆ A q ⊕ A k and K ⊆ A q be linear 1D systems. Then K is regularly implementable by partial interconnection if and only if the following two conditions hold: 1) K is implementable by partial interconnection w.r.t. P full , 2) K is regularly implementable by full interconnection with respect to pr 1 (P full ).
One aim of this paper is to to study whether the above characterization of regular implementability also holds in the context of nD systems for n ≥ 2. This will turn out to be not the case. However, under additional assumptions the above conditions will turn out to remain valid.
An alternative characterization of regular implementability by partial interconnection was given for the 1D case in [10] , and for the general nD case in [11] . This characterization is in terms of the canonical controller:
Proposition 3: : Let P full ⊆ A q ⊕ A k and K ⊆ A q be linear nD systems. Then K is regularly implementable by partial interconnection w.r.t. P full if and only if 1) K is implementable by partial interconnection w.r.t. P full , 2) C can (K) is regularly implementable by full interconnection w.r.t. pr 2 (P full ). A second aim of this paper is to re-investigate for nD behaviors the role of the canonical controller in the problem of (regular) implementability. We will do this by carefully analyzing the geometry of the underlying modules. This will enable us to derive some new results on implementability and regular implementability of nD systems. We will also investigate the connection between the respective conditions 2. appearing in the above propositions.
III. DOES PROPOSITION 1 HOLD FOR ND SYSTEMS?
In this section we will show that in the nD context, neither the 'if' statement nor the 'only if' statement in proposition 2 are valid in general. We will however provide additional assumptions under which the 'if' statement and the 'only if' statement do remain valid.
First, we will give a counterexample to the 'if' statement, more concretely, give two examples in which K is regularly implementable by full interconnection and implementable by partial interconnection, but not regularly implementable by partial interconnection. After discussing the examples, we will prove that the 'if' part does hold if we assume that K is regularly implementable by full interconnection using a regular controller, i.e. a controller whose module is free.
Example 4: :
Take K = ker(R 1 ) = P full ∩ A 2 (the hidden behavior). We compute pr 1 (P full ) = ker(1 0). We see that P full ∩ A 2 = K ⊆ pr 1 (P full ) so K is implementable by partial interconnection. It is also regularly implementable by full interconnection with respect to pr 1 (P full ): as controller take C 1 = ker(C 1 ) with
The full interconnection of pr 1 (P full ) and C 1 is regular since
We now show that K is not regularly implementable by partial interconnection. Let C = ker(C) be a controller that acts on c and that implements K. We claim that necessarily C = {0}. Assume, on the contrary, there exists a trajectory (w 1 , w 2 , c 1 , c 2 ) ∈ K full (C) with (c 1 , c 2 ) = (0, 0). Then we must have ∂w2 ∂x1 = −c 1 and ∂w2 ∂x2 = −c 2 . This contradicts the fact that (w 1 , w 2 ) ∈ K, so w 2 must be constant. Thus, indeed, C = {0}. This however implies that C must be zero right prime, so in particular rank(C) = 2 so C has full column rank. Thus we find that rank
, while rank(R 1 R 2 ) = 3. We conclude that the partial interconnection of P full and C is not regular. A second example is given below. The details are left to the reader.
Example 5: :
Take K := ker(R 1 ). As in the previous example it can be shown that K is implementable by partial interconnection, regularly implementable by full interconnection with respect to pr 1 (P full ), but not regularly implementable by partial interconnection. We now prove that the 'if' part of proposition 2 remains valid in the nD case under the additional assumption that K is regulary implementable by full interconnection with a regular controller, i.e. a controller that admits a full row rank kernel representation. Theorem 6: : Let P full ⊆ A q ⊕ A k and K ⊆ A q be linear nD systems. If K is implementable by partial interconnection, and regularly implementable by full interconnection with respect to pr 1 (P full ) by means of a regular controller, then it is regularly implementable by partial interconnection. Proof : Let N ⊆ D q be the module of K and M ⊆ D q ⊕ D k the module of P full . Let N and (R 1 R 2 ) be polynomial matrices such that < N >= N and < (R 1 R 2 ) >= M.
By assumption there exists a free module
Let C be a polynomial matrix with linearly independent rows such that < C >= C. There exists a polynomial matrix W such that C = W N . Also, since N ⊆ pr 1 (M), there exists L such that N = LR 1 . Define now C := W LR 2 , and let C be the module generated by the rows of C. We claim that M ∩ C = {0}. Indeed, let m ∈ M ∩ C. Then there exist polynomial row vectors r and s such that
This implies
(r − sW L)(R 1 R 2 ) = (−sW LR 1 0) = (−sC 0) =: n.
The vector n thus defined is in M∩D q ∩C = {0}, so sC = 0, which implies that s = 0. This yields m = 0.
Next, we prove that M + C = M + C. Let c ∈ C. There is a polynomial row vector r such that c = r(C 0) = r(W N 0) = r(W LR 1 0) = r(W LR 1 W LR 2 ) − r(0 C), which is obviously in M + C. The converse is proven in the same way. Finally, since C ⊆ D q , we have
This proves that the controller C = ker(C) regularly implements K by partial interconnection.
Remark 7:
: As a consequence of the above theorem we obtain that if K is a regular behavior, implementable by partial interconnection, and regularly implementable by full interconnection w.r.t. pr 1 (P full ), then K is regularly implementable by partial interconnection. Indeed, if N is a free module and C is a direct summand of N, then by the theorem of Quillen and Suslin C is a free module as well.
Example 8: : As in de 1D case, in the general nD case regularity of K is however not a necessary condition. Take P full ⊆ A 2 ⊕ A 1 with R 1 (ξ 1 , ξ 2 ) as in example 4, and
Take K = ker(R 1 ). K is a non-regular behavior. The manifest plant behavior equals pr 1 (P full ) = ker(R), with
It can be verified that K is regularly implemented by full interconnection w.r.t. pr 1 (P full ) by the controller ker(1 0). Note that this controller is a regular behavior, so the condition of theorem 18 is satisfied. K is regularly implemented by partial interconnection w.r.t. P full by the controller {0}. We now turn to the 'only if' condition of proposition 2. In the general nD context also the 'only if' part of this proposition does not hold. A counterexample of a behavior K that is regularly implementable by partial interconnection, but not by full interconnection with respect to the manifest plant behavior was given in [11] . In this section we restate this counterexample for the continuous time case. We also prove a theorem stating that under additional assumptions on the full plant behavior the 'only if' part remains valid in the nD case. Example 9: :
Take K = {0}, which is regularly implemented by partial interconnection using the controller c = 0. We compute pr 1 (P full ) = ker(R), with R(ξ 1 , ξ 2 ) := (ξ 2 −ξ 1 ). We claim that K is not regularly implementable by full interconnection w.r.t. pr 1 (P full ). Indeed, this would be equivalent to the statement that < (ξ 1 − ξ 1 ) > is a direct summand of D 2 , which is clearly not the case. Theorem 10: : Let P full ⊂ A q ⊕ A k be a linear nD behavior. Let M be the module of P full . Assume that M∩D q is a direct summand of M. Then for any linear nD behavior K ⊆ A q we have: if K is regularly implementable by partial interconnection then K is regularly implementable by full interconnection with respect to pr 1 (P full ). Proof : Let N be the module of K. There exists a module
Thus, under the condition that M ∩ D q is a direct summand of M, every K that is regularly implementable by partial interconnection is regularly implementable by full interconnection w.r.t. pr 1 (P full ). We will now investigate this direct summand condition.
Clearly in the 1D case the condition always holds. Indeed, if M =< (R 1 R 2 ) >, then by unimodular premultiplication we can obtain
with R 12 full row rank and M ∩ D q =< (R 21 0) >. Thus, < (R 11 R 12 ) > is a direct summand. In the general nD case the condition does not hold in general. We do have the following:
is a direct summand of M if and only if the equation
has a polynomial solution Y . In that case, a direct summand of M∩D q is generated by the rows of the polynomial matrix ((Y F − I)R 1 R 2 ). Proof : A proof of this proposition can be given by applying [18] , theorem 3.2.
Note that (3) has a solution if F is ZLP, equivalently, im(R 2 ) is strongly controllable. Thus a sufficient condition for the direct summand condition is that im(R 2 ) is strongly controllable.
Example 12: : Again consider the system P full of example 4. Obviously, im(R 2 ) is strongly controllable, so the direct summand condition of theorem 10 is satisfied. Let K = ker(K), with
K is regularly implemented by partial interconnnection by the controller ker(C) with C(ξ 1 , ξ 2 ) = (ξ 1 ξ 2 ). It is regularly implemented by full interconnection w.r.t. P = ker(1 0) by the controller ker(0 ξ 
IV. THE CANONICAL CONTROLLER AND REGULAR

IMPLEMENTABILITY
In this section we will study the role of the canonical controller in implementability. First, we will restate and sharpen some of the results on implementability and regular implementability that already appeared in [11] . We will however rather work with the underlying submodules of D q ⊕ D k than with the behaviors themselves. The section will close with some new results on regular implementability by partial interconnection.
Let P full ⊆ A q ⊕ A k and K ⊆ A q be linear nD behaviors, with corresponding modules M ⊆ D q ⊕ D k and N ⊆ D q , respectively. Recall from section 2 the definition of the canonical controller associated with K. Obviously, the module of
It is easily verified that this module equals pr 2 (M(N)), wherẽ
k be a submodule. Then the following hold:
The sum of the first two terms on the right is in M ∩ D k , the third term on the right is in C ∩ pr 2 (M).
, then obviously the terms on the right also have a zero intersection.
( N) ). The implication then follows from 2.) above. Indeed, let
5.) The only thing left to prove here is that M ∩ C = {0}, which is obvious.
From this lemma we immediately reobtain most of the results on implementability and regular implementability of nD behaviors from [11] : Corollary 14: : Assume that A q ∩P full ⊆ K ⊆ pr 1 (P full ). Let C ⊆ A k be a linear nD behavior. Then we have:
The controller C implements K by partial interconnection w.r.t. P full if and only if the controller C + (P full ∩ A k ) implements C can (K) by full interconnection w.r.t pr 2 (P full ),
3) The controller C regularly implements K by partial interconnection w.r.t. P full if and only if the controller C + (P full ∩ A k ) regularly implements C can (K) by full interconnection w.r.t pr 2 (P full ), 4) If the controller C implements the canonical controller by full interconnection w.r.t. pr 2 (P full ), then it implements K by partial interconnection w.r.t. P full , 5) If the controller C regularly implements the cananonical controller by full interconnection w.r.t. pr 2 (P full ), then it regularly implements K by partial interconnection w.r.t. P full . From this, proposition 3 also follows as an immediate corollary.
We now study the following question. Suppose we have a linear nD behavior K such that P full ∩ A q ⊆ K ⊆ pr 1 (P full ). Suppose K is regularly implementable by partial interconnection. Is it then true that every K between K and pr 1 (P full ) is also regularly implementable? For the case n = 1 this is indeed true: in that case K is regularly implementable if and only if K+pr 1 (P full ) cont = pr 1 (P full ), where pr 1 (P full ) cont is the controllable part of pr 1 (P full ) (see [3] , theorem 4). Obviously, any K between K and pr 1 (P full ) then also satisfies K + pr 1 (P full ) cont = pr 1 (P full ), so is regularly implementable. It turns out that also for n ≥ 2 the answer to the question is affirmative. This follows from the following lemma which states that if there is a 'good' C for the module N, then there is a 'good' C for every module N between M ∩ D k and N:
The inclusion '⊆' is obvious. For the converse, let (0, m 2 ) ∈ pr 2 (M(N )). There exists m 1 such that (m 1 , 0) ∈ N and (m 1 , m 2 
In terms of behaviors the previous theorem yields the following:
Corollary 16: : Let P full ⊆ A q ⊕A k and K ⊆ A q be linear nD behaviors such that P full ∩ A q ⊆ K ⊆ pr 1 (P full ). If K is regularly implementable by partial interconnection, then every linear nD behavior K such that K ⊆ K ⊆ pr 1 (P full ) is regularly implementable by partial interconnection. In particular, if A q ∩ P full is regularly implementable by partial interconnection, then every implementable K is regularly implementable.
To conclude this section, we will study the connection between the conditions of proposition 2 and those of proposition 3. In particular, we would like to understand how, for n = 1, the conditions of proposition 2 follow from that of proposition 3 and vice versa.
Let
The connection between the respective conditions 2. in proposition 2 and proposition 3 is given by the following: N) ), equivalently, the canonical controller C can (K) is regularly implementable by full interconnection w.r.t. pr 2 (P full ). On the other hand,
is torsion free if and only if M ∩ D q is a direct summand of N, equivalently, K is regularly implementable by full interconnection w.r.t. pr 1 (P full ). This gives a direct relation between the conditions 2. of propositions 2 and 3.
V. OPEN PROBLEMS
Recently, attention has been directed to the problems of finding necessary and sufficient conditions for a behavior to be regularly implementable using a controller in which an a priori given part of the control variables is free or maximally free. In other words, an a priori given subset of the components of the control variable is required to be part of the controller input, or even be controller input. The remaining part of the control variable then necessarily contains the controller output, or is equal to the controller output.
These problems are motivated by the fact that in practical situations certain components of the control variable are sensor measurements, on which obviously we are not allowed to put effective constraints. In other words, these components of the control variable should be free in the controller, or, stated differently, should be part of the input of the controller. These problems were studied in [4] and in [15] for the 1D case, both for the full and the partial interconnection case.
We will first discuss the full interconnection case. Let P, K ⊆ A q1 ⊕ A q2 with plant variable (w 1 , w 2 ). We will consider controllers C ⊆ A q1 ⊕ A q2 with control variable (w 1 , w 2 ). We first look at the problem of finding conditions on the behavior K to be regularly implementable by a controller C in which w 2 is free. Apart from the condition that K should be regularly implementable, an additional condition plays a role. This is stated in the following theorem:
Theorem 18: : Let P, K ⊂ A q1 ⊕ A q2 be linear 1D systems, with plant variable (w 1 , w 2 ). Then K is regularly implementable through full interconnection with respect to P using a controller C in which w 2 is free if and only if the following conditions hold: 1) K is regularly implementable with respect to P, 2) p(pr 2 (K)) ≤ p(P). The second condition states that the output cardinality of the desired behavior with w 1 eliminated should be equal to the output cardinality of the plant P.
The following theorem gives necessary and sufficient conditions on K to be regularly implementable through partial interconnection by a controller C in which part of the control variables is free. Consider a full plant behavior P full with system variable (w, c). We assume c to be partitioned as c = (c 1 , c 2 ), and we will require c 2 to be free in the controllers that we are allowed to use.
Theorem 19: : Let P full ⊆ A q ⊕A k be a linear 1D system, with system variable (w, c). Partition c = (c 1 , c 2 ). Then the linear 1D system K ⊆ A q is regularly implementable through c with respect to P full using a controller in which c 2 is free if and only if the following conditions hold: 1) K is regularly implementable by partial interconnection with respect to P full , 2) p(pr 2 (C can (K)) ≤ p(pr 2 (P full )). Here pr 2 (C can (K)) denotes the projection onto the c 2 -component of c = (c 1 , c 2 ), and pr 2 (P full ) denotes the projection onto the c-component of (w, c). The second condition states that the output cardinality of the canonical controller with c 1 eliminated should not exceed the output cardinality of P full with w eliminated.
As an open problem we propose a generalization of the above results to nD systems.
